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I. INTRODUCTION
A cost reduction of circuit design and production for mixed-mode (low noise / power) applications could be achieved using only one kind of component. The number of component modeling steps is then reduced and the low-noise and power circuits are fabricated at the same time. This cost saving can further be improved by using a flip-chip assembly which achieves simultaneously thc mechanical and electrical link between the chip and its mounting substrate. Moreover, flip-chip report is automatizable and compact [I] and thermal bumps implemented on the source pads of the transistors reduce the thermal resistance of the devices [2] . However, it makes necessary the use of a coplanar technology in order to decrease the camer substrate detrimental influence on the circuit behavior 131. Coplanar LNA have been yet realized in V and W-hand [4]- [5] , hut this technology is not currently used in Ka-band.
We present in this paper the design of a &-band coplanar low-noise amplifier (LNA). This circuit is based on psendomorphic high electron mobility transistors (PHEMT) optimized for power applications and fits the prerequisites of flip-chip assembly. The transistor noise characteristics are described in the second section and compared with those of a more classical low-noise PHEMT. The third section is dedicated to thc circuit design and the simulation results are given in section four. Experimental results are reported in the last section.
DEVICE CHARACTERISTICS
The 0.25 pm gate length GaAs-power transistors are AlGaAs/lnGaAs PHEMTs of the United Monolithic Semiconductors (UMS) foundry and feature a doubleheterojunction (DH). The second heterojunction, located under the channel, improves the power performances of the transistor. It allows a higher number of free electrons heterojunction PHEMTs (SH-PHEMT) elsewhere [6] . The noise parameters of these two kinds of transistors are vely close, as shown in Fig. 1 , even if the technologies are optimized for different applications. The minimum noise figure Fm features a 1.6 dB minimum at 30 GHz for a drain current equal to 75 mA/mm. The small-signal and noise model of the power transistors are extracted from scattering and noise parameter measurements carried out up to 40 GHz. The noise parameters are measured using a Ka-hand sourcepull test bench developed in our lahoratoly [7] . This model is scalable in terms of gate geometry (width and number of gate fingers) and drain current I, .
CIRCUIT DESlGK
The objective was to design a 20 dB gain MMlC amplifier that covers the .27-31 GHz frequency band. A three-stage circuit topology was chosen to achieve the targeted specifications. The gatc geometry and bias conditions of the two first stages are selected in order to The circuit design was performed using ADS (Agilenta) and COPLAN (IMST) softwares. The passive elements are simulated with COPLAN using a physical description (height and width of the different layers).
The layout and the schematic diagram of the Ka-band MMIC LNA are shown in Fig. 3 . Inductive short-circuited lines connected to the source electrodes of the two first transistors are used to ensure stability and to bring together the optimum noise reflection coefficient r,,, and the conjugate of the input reflection coefficient (SI,*). The third stage is stabilized using a shunt TaN resistance located on the drain.
Matching networks are based on coplanar transmission lines. Air-bridges are used at each discontinuity in order to suppress any undesired slotline mode on the coplanar waveguide (CPW). RC networks are added in the bias circuits in order to avoid lowfrequency oscillations. Inter-stage MIM capacitors are used for DC-blocking.
Cylindrical bumps, with 30 pm diameter and height, are laid out on the circuit to allow the further flip-chip assembly [2] . Microwave and bias probe pads are also added in the layout in order to be able to measure the amplifier before the flip-chip report.
IV. SIMULATION RESULTS
Simulation results are reported in Fig. 4 and Table I .
The noise figure Fso is 2.6 + 0.2 dB in the 27-31 GHz frequency range with a 20 dB gain. The input reflection coefficient is lower than -10 dB and the output one is lower than -20 dB. The stability has been checked by the way of the Rollett factor K for the entire LNA and for each stage.
The predicted noise figure value is not as good as others previously published data [8] - [9] . Nevertheless it must be recalled that our aim was not to design ultra low-noise amplifiers but only to demonstrate the best noise figure as possible using devices optimized for power applications and featuring a 0.25 pm gate length. Therefore they cannot afford the same noise performance as 0.15 pm gate length low-noise transistors. It can also be noted that the coplanar technology used for a further flip-chip assembly features higher losses compared to microstrip technology in this frequency range. For these reasons the predicted noise is attractive and demonstrates that power devices can be used for lownoise amplifier design for mixed-mode applications. toward lower frequencies. These unexpected data are related to transistors electrical characteristics that were somewhat different from those found in the foundry design book. This has been verified by measuring a single transistor. The small-signal models of the transistors have then been modified in the simulation files and a retro-simulation was performed. The results are reported in Fig. 5 . 
VI. CONCLUSION
A coplanar flip-chip compatible Ka-band low-noise MMIC amplifier design is reported in this paper. A 2.4 dB noise figure with a 15.2 dB gain is obtained at 29 GHz although 0.25 pm gate length power devices were used. The design of this LNA allows a flip-chip asscmhly which is well suited for applications in the millimeter-wave range. We conclude that DH-PHEMT devices featuring a double-recessed gate and optimized for power applications can he also used for low-noise applications and show a noise behavior similar to the one of conventional PHEMT. It tums ont that using a mixed mode single chip for both low-noise and power amplification in modem transceivers is made possible.
